

---

# (12) UK Patent Application (19) GB (11) 2 400 947 (13) A

(43) Date of Printing by UK Office 27.10.2004

(21) Application No:	0412867.4	(51) INT CL <sup>7</sup> : G06F 9/46
(22) Date of Filing:	11.12.2002	(52) UK CL (Edition W ): G4A APV
(30) Priority Data: (31) 10039579 (32) 31.12.2001 (33) US		(56) Documents Cited by ISA: Not yet advised
(86) International Application Data: PCT/US2002/039786 En 11.12.2002		(58) Field of Search by ISA: Other: Not yet advised
(87) International Publication Data: WO2003/058447 En 17.07.2003		
(71) Applicant(s): Intel Corporation (Incorporated in USA - Delaware) SC4-202, 2200 Mission College Boulevard, Santa Clara, California 95052, United States of America		

(continued on next page)

(54) Abstract Title: **A method and apparatus for suspending execution of a thread until a specified memory access occurs**

(57) Techniques for suspending execution of a thread until a specified memory access occurs. In one embodiment, a processor includes multiple execution units capable of executing multiple threads. A first thread includes an instruction that specifies a monitor address. Suspend logic suspends execution of the first thread, and a monitor causes resumption of the first thread in response to an access to the specified monitor address.

GB 2 400 947 A

**GB 2400947 A continuation**

**(72) Inventor(s):**

**Deborah T Marr  
Scott Rodgers  
David Hill  
Shivnandan Kaushik  
James Crossland  
David Koufaty**

**(74) Agent and/or Address for Service:**

**Harrison Goddard Foote  
40-43 Chancery Lane, LONDON,  
WC2A 1JA, United Kingdom**